The performance of iterative decoding algorithm for one-step majority logic decodable (OSMLD) codes is investigated. We introduce a new soft-in soft-out of APP threshold algorithm which is able to decode theses codes nearly as well as belief propagation (BP) algorithm. However the computation time of the proposed algorithm is very low. The developed algorithm can also be applied to product codes and parallel concatenated codes based on block codes. Numerical results on both AWGN and Rayleigh channels are provided. The performance of iterative decoding of parallel concatenated code (17633,8595) with rate 0.5 is only 1.8 dB away from the Shannon capacity limit at a BER of 10 -5 .
INTRODUCTION
TURBO codes or LDPC codes are currently the most effective solution for Forward Error-Correction (FEC) in applications requiring either high code rates (R > 0.8), very low error floors, or low-complexity decoders able to operate at several hundreds of megabits per second and even higher. Practical implications of theses codes are numerous namely 3G wireless phones, Digital Video Broadcasting (DVB) systems, or Wireless Metropolitan Area Networks (WMAN). Turbo decoding relies on the exchange of probabilistic messages (the so-called extrinsic information) between two soft-input soft-output (SISO) decoders for the component convolutional codes. However, for concatenated schemes with block component codes, the computational complexity of trellis-based SISO decoding algorithms is often high. This has led to look for new SISO decoding algorithms with low complexity and high performance, e.g., [2] - [4] . These algorithms calculate extrinsic information using classical decoders such as Chase algorithm in [2] , ordered statistics decoding algorithm in [4] and Hartmann/Rudolph algorithm in [3] . In this perspective we present a new iterative decoding algorithm based on a SISO extension form of threshold algorithm [8] . The proposed algorithm is attractive for three reasons: (1) It can be simply implemented; (2) the decoding delay is short; and (3) it has good performances. The use of the threshold algorithm in iterative decoding was introduced for the first time by Svirid [7] but for convolutional codes. Our iterative decoding process follows that given by Pyndiah in [2] . However, instead of using an extension of Chase algorithm on BCH codes, we will apply an extension of Massey algorithm on one step majority logic decodable (OSMLD) codes. On the other hand Lucas et al. [3] introduce an iterative decoding algorithm for several families of codes (e.g. OSMLD codes) but they use an approximation of Hartmann/Rudolph algorithm. This paper is focused on iterative decoding of OSMLD codes.
The organization of the paper is as follows. In Section 2, the basic concept of SISO Threshold decoding algorithm is introduced. In Section 3, we describe iterative decoding algorithm. Section 4 is dedicated to simulation results of BER performance for different parallel concatenated codes based on OSMLD codes.
SOFT-IN/SOFT-OUT THRESHOLD DECODINGAGE SIZE 2.1 One Step Majority Logic Codes
Consider an (n, k) linear code C with parity-check matrix H. The row space of H is an (n, n-k) cyclic code, denoted by C ┴ , which is the dual code of C, or the null space of C. For any vector v in C and any vector w in C ┴ , the inner product of v and w is zero. Now suppose that a code vector in C is transmitted over a binary symmetric channel. Let e (e 1 , e 2 , .…, e n ) and R (r 1 , r 2 , …, r n ) be the error vector and the received binary vector respectively. Then R = v + e. For any vector w in the dual code C ┴ , we can form the following linear sum of the received digits:
Which is called a parity-check sum. Using the fact that <w,v>=0, we obtain the following relationship between the check sum A and error digits in e: we see that the error digit e j is checked by all the check sums above. Because of the second property of the orthogonal vectors, any error digit other than e j is checked by at most one check sum. These J check sums are said to be orthogonal on the error digit e j .
If all the error digits in the sum A i are zero for ij, the value of A i is equal to e j . Based on this fact, the parity-check sums orthogonal on e j can be used to estimate e j , or to decode the received digit r j . Table 1 shows some examples of OSMLD codes that can be decoded with the proposed SISO decoder described above. In this table we used the abbreviations DSC for Difference Set Cyclic codes, EG for Euclidean Geometry codes and BCH for Bose Chaudhuri and Hocquenghem codes. The EG codes used in this study are 0-order and, for an extensive description of projective geometry codes and Euclidean geometry can be found in [10] . 
Majority Logic Decoding Principle
The error digit ej is decoded as 1 if at least one-half of the check sums orthogonal on ej, are equal to 1; otherwise, ej is decoded as 0 like majority rule. When C is a cyclic code, each ei can be decoded simply by cyclically permuting the received word r into the buffer store.
Example: let us consider the (7,3) code, which is the short code in difference set codes class (see Table 1 ). This code is specified by the perfect difference set P={0, 2, 3} of order 2. From this prefect set, we can form the following three check sums orthogonal on e 7 :
A 1 = e 4 + e 5 + e 7 A 2 = e 2 + e 6 + e 7
A 3 = e 1 + e 3 + e 7
The If a simple error e= (000001) 
Soft-input Soft-output Threshold Decoding
Threshold decoding is simply the logical extension to soft decisions of majority decoding. Soft-out decoding algorithm when applied to OSMLD codes is stated as follows:
Let us consider a transmission of block coded binary symbols {0,1} using a BPSK modulation over AWGN channel, the decoder soft output for the j th bit position of a given soft input 1 2 n R(r , r ,.., r ) is defined as: For a code with J orthogonal parity check equations, (1) can be expressed as: By applying BAYES rule, (2) becomes
Since the parity check equations are orthogonal on the j th symbol the individual probabilities 
Assume that the transmitted symbols are equally likely to be 0 or 1, and thus the last term in (5) is null. As a result, we obtain
According to [9] , (6) can be expressed as
where the value of ( i 1 2B  ) is equal to +1 or -1 and i w is a weighting term proportional to the reliability of the i th orthogonal parity check. It is easy to show that:
where ik represents the k th element of the i th parity equation and
Thus the soft output can be split into two terms, namely into a normalized version of the soft input j r and an extrinsic information j E representing the estimates made by the orthogonal bits on the current bit j c . Hence (7) becomes
We make the following notations:
which is called the reliability value of the channel.
The algorithmic structure of the SISO threshold decoding can be summarized as follows:
For each n j ,.. 
Modifications for Rayleigh fading channel
For our algorithm to be applicable in wireless environment, their performance on fading channels must be examined. In the channel model we use, each received bit r j can be expressed as: 
where x j and y j are zero mean statistically independent Gaussian random variables each having a variance  2 . We consider the power normalized to one as On the Rayleigh fading channel, the availability of channel side information is the key issue in determining the necessary modification for the iterative threshold decoding algorithm. The threshold decoding algorithm has to be modified slightly by changing equation (12) 
ITERATIVE THRESHOLD DECODING 3.1 Iterative Threshold Decoding of OSMLD codes
Iterative decoding process (see Fig. 1 ) can be described as follows: In the first iteration, the decoder only uses the channel output as input, and generates extrinsic information for each symbol. In subsequent iterations, a combination of extrinsic information and channel output is used as input The soft input respectively the soft output of the q th iteration is given by:
where R represent the received data, E(q) is the extrinsic information computed by the previous iteration. In our procedure we use a fixed value 1/J for the parameter (q)  and this for all iterations. The value chosen for (q)
 reacts as an average of all J estimators which contribute in the computation of E j .
Iterative Threshold Decoding of product codes
The developed algorithm can also be applied to product codes and parallel concatenated codes based on block codes. kn  symbols with C 2 (see Fig. 2 
).
A parallel concatenated block (PCB) code can be constructed by a parallel concatenation of block codes. The PCB code is a PC but without the checks on checks part (see Fig. 2 ). The rate of product code PC and PCB codes are given respectively by 12 PC 12 kk R nn
The major disadvantage of the parallel concatenated code is the loss in minimum distance. It is only 12 
(d d )
 compared to 12 1 dd  for the product code.
The decoding procedure of product code is performed by 
SIMULATION RESULTS
This section considers simulation results and analysis for some OSMLD codes, product codes and parallel concatenated blocks codes. We would like to notify that for all our simulations we have used a minimal residual error bit of 200 and residual error block of 30. We have used a number of iterations such that there is no significantly more gain by more iteration. The performance improves with each iteration in all simulation results presented. Figure 3 depicts the performance of iterative decoding of (1057, 813) DSC code with rate 0.76. We can see that the performance improves with each iteration. The first iteration show the performances of classical threshold decoding [8] . (1) iter (2) iter (4) iter (8) iter (15) channel. It is worth mentioning that the number of iterations needed for Rayleigh fading channel is about the same as for the AWGN channel.
Performances of OSMLD codes
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Performances of product codes
This section considers simulation results and analysis for some PC and PCB codes, all of which use one step majority logic decodable (OSMLD) component codes (see Table 2 ).
In Fig.6 , we present the simulation results for the (4545, 2025) PCB code of rate 0.45 constructed from (73, 45) DSC code. We can see that the improvement is great for the first iterations and is negligible after the 16 th iteration. Here we recognize the Turbo effect.
In Fig.7 , we present a comparison between our simulation results and results published in [3] for the (4545, 2025) PCB code. Although they use a modified Gaussian channel with a tanh function modulation, their results are worse by 0.6 dB at a BER of 10 -4 .
The Fig. 8 shows that performance results after 50 iterations for the (17633,8595) PCB code is only 1.8 dB away from the Shannon capacity limit at a BER of 10 -5 .
In Fig.9 , we present the simulation results for the (1533,495) asymmetric PC code of rate 0.32 constructed from (21, 11) and (73, 45) DSC code. As can be seen, performance increases with each iteration. PC is compared to two PCB codes. In the first case, the PC is compared to the PCB code constructed from the same component codes ((73, 45) DSC code). As envisaged, the PC outperforms the PCB code. In the second case, the PC is compared to a PCB code with same rate. As can be seen, the PC is better than PCB code. It seems that contrary to the PCB codes, product codes doesn't have error floor. Furthermore, product codes are better than PCB codes for larger SNR. (2) iteration (4) iteration (8) iteration (16) iteration (20) In Fig.11 , we present a comparison between our simulation results for (1533, 495) product code and results published in [12] for convolutional turbo code of rate 1/3 using 16 states. We can observe that product code have worse performance at low SNR compared to convolutional code, whereas at SNR> 4.3 dB, the product code are better. 
CONCLUSION
In this paper we have presented a new iterative threshold decoding algorithm for simple codes, product codes and parallel concatenated block codes based on one-step majority logic decodable codes. We use an extension of Massey's algorithm [8] as a Soft input/ Soft-output component decoder. The structure of our iterative decoder follows the model of Pyndiah [2] with some modifications. This algorithm has been tested on several codes based on OSMLD codes and good performances have been obtained over the Gaussian and Rayleigh fading channels. It is interesting to extend this iterative decoding algorithm on quasicyclic and multi-step majority logic decodable codes.
